

CMOS CIRCUIT FOR OPTIMAL CURRENT BASED ON SUB THRESHOLDING

PATHLOTH KRISHNAMURTHY

ASSISTANT PROFESSOR, DEPARTMENT OF ECE,
BRILLIANT INSTITUTE OF ENGINEERING AND TECHNOLOGY, HYDERABAD.

Abstract: Till today quantities of current circuits are structured utilizing CMOS innovation among which nano control circuits are fundamental inclination because of their present reference circuit reproduction in 180nm. We propose the advancement of biasing voltage, start up supply required, current source circuits with MOSFET transistor which works in sub edge district. In which the source and door voltage VGS assumes an indispensable job. By mimicking this proposed circuit the steady reference current of few nano amperes with supply of not exactly couple of volts with affectability of 0.2V. The temperature coefficient of current is high at this voltage level, and less power dispersal at under 2V.so, proposed circuit of sub edge is utilized for VLSI CMOS circuits.

Keywords: Low voltage, Low power, Sub threshold, Temperature coefficient

Introduction: Nano ampere current references have been reported in several papers [3]-[6]. However, their power dissipation is still large, and their outputs current have a large dependence on temperature, the circuit is not enough to use as a reference current under an environment where the temperature changes because the output current that they proposed increases proportionally as the temperature increases. The purpose of this work is to offer a design method for a constant current reference circuit that works at the sub-threshold region over a large temperature range. The current reference circuit that we designed will solve these problems and can be used for ultralow-power LSIs. In digital circuits, subthreshold conduction is generally viewed as a parasitic leakage in a state that would ideally have no current. In micropower analog circuits, on the other hand, weak inversion is an efficient operating region, and subthreshold is a useful transistor mode around which circuit functions are designed. In the past, the subthreshold conduction of transistors has usually been very small in the off state, as gate voltage could be significantly below threshold; but as voltages have been scaled down with transistor size, sub threshold conduction has become a bigger factor. Indeed, leakage from all sources has increased: for a technology generation with threshold voltage of 0.2 V, leakage can exceed 50% of total power consumption. The power dissipation is few Nano watts and no resistors are used. It can provide a reference current that is insensitive to temperature and supply voltage. This paper is organized as follows: circuit configuration and operation principles, important parameters, simulation results are presented, and we conclude the paper in, Note that all the simulation. Were performed using Spectre EDA Tool in Cadence CMOS process.




Figure.1: proposed circuit

Fig.1 shows our current reference circuit. The circuit consists of current source circuit, PTAT voltage generator, and Bias voltage circuit, start-up circuit. Sub-threshold operation achieves ultralow-power operation because the sub-threshold current is of the order of Nano- amperes. When a drain –source voltage of a MOSFET is higher than roughly 0.1 V, sub-threshold current I is expressed as

$$I = KI_0 \exp\left(\frac{V_{GS} - V_{TH}}{nV_T}\right)$$

Where K is the aspect ratio ($=\frac{W}{L}$) of the transistor $I_0 = (\mu C_{ox}(n - 1)V_T^2)$ is a process dependent parameter, μ is the carrier mobility, $C_{ox}(=\frac{\epsilon_{ox}}{t_{ox}})$ is the gate-oxide capacitance, ϵ_{ox} is the oxide permittivity, t_{ox} is the oxide thickness, n is the sub-threshold slope factor, V_{GS} is the a gate-source voltage, $V_T(=\frac{K_B T}{q})$ is the threshold voltage, K_B is the Boltzmann constant, T is the absolute temperature, q is the elementary charge, and V_{TH} is the threshold voltage of the MOSFET. We will use (1) to analyze the characteristics of a sub-threshold MOSFET. Note that, in this work, we assumed that n is a constant parameter (in the process used, $n \sim 1.14$ and 1.40 for n MOSFETs and p MOSFETs, respectively). However, n is not constant in actual devices and depends on the gate-oxide and depletion –layer capacitances. The circuit consists of a current source circuit. All the MOSFETs operate in the sub-threshold region except for the MOS resistor (R_{MOS}) that operates in the strong-inversion and deep triode regions. This circuit has two advantages compared with the basic β multiplier [1]: the first is that it needs No resistor of high resistance that occupies a large area on an LSI chip, and the second is that it can achieve a zero temperature coefficient of Current for an appropriate bias voltage for the MOS resistor.

PTAT Voltage Generator: The MOS divider in Fig. 1 is well known for its PTAT output when both transistors operate in weak inversion [3]. The result has recently been extended to strong inversion when the bias current has special temperature dependence [4]. In this section we show that the MOS divider output is PTAT for any inversion range, including moderate inversion, when biased by a current in such a way that the inversion level remains constant over temperature. We will first review a couple of general expressions that will be used later on. The

PTAT voltage generator consists of a differential pair with a current mirror. When the MOSFETs operate in the sub- threshold region, gate to gate voltage in this circuit can be expressed from (1) as

$$V_{GG} = nV_T \ln\left(\frac{k_{d1}k_{M2}}{k_{d2}k_{M1}}\right)$$

Where k_{d1} and k_{d2} correspond to aspect ratios in the differential pair, and k_{M1} and k_{M2} corresponds to aspect ratios in the pMOS- current mirror. Therefore, PTAT voltage can be generated by making $\frac{k_{d1}k_{M2}}{k_{d2}k_{M1}} > 1$ the characteristic of MOS resistor is controlled by the bias voltage sub- circuit.

The diode connected MOS generate the voltage for M_1 and M_2 in the voltage generator circuit, which set up the gate to source voltage of M_1 for operating in the strong-inversion and deep-triode region. The current flowing in the circuit is determined by the characteristics of PMOS M_R resistor that is operating in deep-triode region. If $V_{GSR} > V_{TH} > V_{DSR}$ the current is given by

$$I_{REF} = \mu C_{ox} K_R (V_{GSR} - V_{TH}) V_{DSR}$$

The gate length L and the gate width W of M_1 and M_2 are the same and they are biased at the same current. The PTAT voltage generator adds a voltage to the gate-source voltage of M_1 in order to increase that of M_2 . The difference in their gate-source voltages forced across MOS resistor. Equally sized MOSFETs M_1 and M_2 make their threshold voltage similar, so the value of the generated current is robust to process variations. A start-up circuit is required to avoid the stable state in the zero bias condition.

IMPORTANT PARAMETERS

Temperature coefficient: Temperature coefficient (TC) is a measure of the output current change with respect to change in the operating temperature. The TC of the output current given by

$$TC = \frac{1}{I_{REF}} \frac{dI_{REF}}{dT}$$

Line sensitivity: Line sensitivity is a measure of the circuit ability to maintain the specified output current with varying supply voltage.

$$L.S = \frac{\Delta I_{REF}}{\Delta V_{DD} I_{REF}} * 100$$

Load regulation: Load regulation is a measure of the circuit Ability to maintain the specified output Current under the load varying condition.

$$L.R = \frac{I_{no Load} - I_{Max Laod}}{I_{Max Load}} * 100$$

Power supply rejection ratio: It is the ability of the circuit to reject the noise present in supply voltage at different frequencies. PSRR should be high for better circuit performance.

$$PSRR = 20 \log_{10} \frac{\text{output ripple voltage}}{\text{input ripple voltage}}$$

SIMULATION RESULTS: The simulation of the circuit was done in cadence EDA tool in 180 nm CMOS process by using Spectra for schematic analysis and virtuoso for layout analysis at room temperature. For circuit simulation we use the ADE window for different type analysis of the circuit, like DC, AC, Trans, parametric, corner, Monte- Carlo etc. For that circuit I was performed DC analysis for calculation of reference output current.




Figure.2: output current at room temperature




Figure.3: output current I_{REF} as a function of temperature




Figure.4: DC power as a function of supply voltage for different value of temperature.




Figure.5: proposed design layout

Fig.1 represents generated reference current as a variation of operating voltage at absolute temperature. The designed circuit will work accurately when the operating voltage is greater than 1 V. The line sensitivity is in an operating voltage range of 1 to 1.8V .This circuit has the capability to produce a Nano ampere output current it mostly independent on the operating voltage and temperature.Fig.2 shows generated constant output current against the variation of operating temperature for a 1.8V operating voltage for temperature range 0c-100c. The TC at supply voltage 1.8 V was 7529ppm/c. Fig. 3 shows the generated constant output current against the variation of operating voltage in range 1 to 1.8 V for different value of temperature in range 00to 100c. Fig.4 shows the DC power of the circuit at supply voltage 1.8V for different value of operating temperature.

| Parameters | Ref. [3] | Ref. [4] | Ref. [5] | Ref. [6] | This work |
|---|-------------------|-----------------|-----------------|-----------------|--------------------|
| CMOS technology | 1.5 μm | 3 μm | 2 μm | 2 μm | 0.18 μm |
| V_{DD}(V) | 1.1 | 3.5 | 1.2 | 5 | 1-1.8 |
| I_{REF} (nA) | .41 | 774 | 1-100 | 285 | 4 |
| TC pmm/^oC | 2500 | 375 | 1100 | 230 | 7592 |
| LS% | 6 | 0.015 | 10 | - | 0.203 |
| TEMP/^oC | -20 to 70 | 0 to 80 | -40to 80 | 0 to 75 | 0 to 100 |
| Power (μW) | 0.002 | 10 | .07 | - | 0.38 |
| Die area(mm)² | 0.046 | 0.2 | .06 | - | 0.0306 |

CONCLUSION: In this work implements a Nano-ampere reference current generator circuit. Which can operate at a wide range of supply voltage, and the performance was simulated in 180 –nm CMOS process. The designed circuit generates a constant reference current of 4 nA .The line regulation is 0.203%/V in operating voltage range of 1 to 1.8 V. The TC was 7592ppm/^oC. The power consumption of the circuit about 380nW at 1.8 V supply. In future, we are working towards further reduction of the temperature coefficient, power dissipation and improvement of line regulation by using current trimming techniques and other new MOS structure.

REFERENCES

- [1] P. Fiorini, I. Doms, C. Van Hoof, and R. Vullers, "Micropower energy scavenging," in Proc. 34th ESSCIRC, 2008, pp. 4–9.
- [2] K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, "A 300 nW, 15 ppm/^oC, 20 ppm/V CMOS voltage reference circuit consisting of subthreshold MOSFETs," IEEE J. Solid-State Circuits, vol. 44, no. 7, pp. 2047–2054, Jul. 2009.
- [3] E. M. Camacho-Galeano and C. Galup-Montoro, "A 2- nW 1.1-V self-biased current reference in CMOS technology," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 2, pp. 61–65, Feb. 2005.
- [4] W. M. Sansen, F. O. Eynde, and M. Steyaert, "A CMOS temperature-compensated current reference," IEEE J. Solid-State Circuits, vol. 23, no. 3, pp. 821–824, Jun. 1988.
- [5] H. J. Oguey and D. Aebischer, "CMOS current reference without re-sistance," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1132–1135, Jul. 1997.
- [6] C.-H. Lee and H.-J. Park, "All-CMOS temperature- independent cur-rent reference," Electron. Lett., vol. 32, no. 14, pp. 1280–1281, Jul. 1996.
- [7] K. Ueno, T. Asai, and Y. Amemiya, "Current reference circuit for sub-threshold CMOS LSIs," in Proc. Ext. Abstr. Int. Conf. SSDM, 2008, pp. 1000–1001. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. Hoboken, NJ: Wiley, 1981.

- [8] B. Razavi, Design of Analog CMOS Integrated Circuits. New York McGraw Hill, 2001, pp. 463–465.
- [9] B.S. Song, P.R. Gray, “A precision curvature- compensated CMOS band gap Reference,” IEEE Journal of Solid State Circuits, vol. DC-18, pp.634-643, December 1983.
- [10] K.N. Leung, P.K.T. Mok, “A sub-1 V 15 ppm/°C CMOS Band gap Voltage Reference without requiring Low Threshold Voltage Device,”IEEE Journal of Solid State Circuits, vol. 37, pp. 526-530, April 2002.